# APPLICATION FOR UNITED STATES LETTERS PATENT

For

# A VIDEO DECODER AND METHOD FOR USING THE SAME

Inventors:

Ikuo Tsukagoshi

Jason N. Wang

Masahito Yamane

Prepared by:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP 32400 Wilshire Boulevard Los Angeles, CA 90025-1026 (408) 720-8300

Attorney's Docket No.: 080398.P464

"Express Mail" mailing label	number: EL431 887 581US
	December 11, 2001
I hereby certify that I am cau	sing this paper or fee to be deposited with the United
States	
Postal Service "Express Mail	Post Office to Addressee" service on the date indicate
above and that this paper or f	ee has been addressed to the Commissioner for Patent
Washington, D. C. 20231	
Michelle Offenbaker	
(Typed or printed name of pe	rson mailing paper or fee)
lilly of	Call 1
(Signature of person mailing	paper or fee)
	12/11/01
(Date signed)	' '

94 - Jahan Marson, I sand≥ 3 de - 2 - 3 ( ⊕) Mille Hainea d

# A VIDEO DECODER AND METHOD FOR USING THE SAME

[0001] This application claims the benefit of the filing date of the following Provisional U.S. Patent Application:

" VIDEO DECODING APPARATUS WITH PICTURE SIZE CONVERSION", application number 60/254,823, filed December 11, 2000.

### FIELD OF THE INVENTION

[0002] The present invention relates generally to video streams and, more particularly, to trimming during decoding of video streams.

### COPYRIGHT NOTICE/PERMISSION

[0003] A portion of the disclosure of this patent document contains material which is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure as it appears in the Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever. The following notice applies to the software and data as described below and in the drawings hereto: Copyright © 2001, Sony Electronics, Inc., All Rights Reserved.

#### **BACKGROUND**

[0004] Generally, a video stream must first be decoded and converted to be capable of being displayed on an entertainment device, such as a television. For example, an MPEG transport or program stream usually moves through a system

Atty Docket No. 080398.P464

it-intribilitati linita interior di manazaria.

including several components before being in the correct format to be viewed on a display.

[0005] The type of system used in decoding and converting the video streams for display may include a demultiplexer and a decoder. The demultiplexer extracts the information in the transport layer or program layer. The demultiplexer then outputs elementary streams to a video decoder, an audio decoder, or both.

[0006] The video decoder receives the video elementary stream, decodes it, and outputs the decoded video signal. For an MPEG stream, the decoded video signal is usually in a form of CCIR656 standard. The decoded video signal is then received by a digital-to-analog converter to be converted to an analog RGB signal which may be displayed on a display type device. Other components that may come into play include formatters such as a 656 formatter, and additional memory.

[0007] For many display devices, portions of the picture are trimmed for display after the decoding process so that the pictures may fit correctly onto the display device screen. One example may include cutting a portion of the left end of the picture and cutting a portion of the right end of the picture for the end display. However, generally decoding of an entire picture is done before this type of trimming and scaling to display occurs. Since the entire picture is decoded, the decoded data is saved to one or more components. What is needed is a video decoder to trim the picture during the decoding process itself thereby saving both memory space and processor efficiency.

#### SUMMARY OF THE INVENTION

[0008] A video decoder and a method for using the same are provided.

Selected frames of a video stream are trimmed during the decoding of the video
Application 2 Atty Docket No. 080398.P464

stream. The video stream is received. The video stream includes, I, P, and B frames. Only predetermined portions of each B frame of the video stream are decoded.

### BRIEF DESCRIPTION OF THE DRAWINGS

- [0009] The present invention is illustrated by way of example, and not limitation, in the figures of the accompanying drawings in which:
- [0010] Figure 1 shows a block diagram of one embodiment of a system for decoding and converting a video stream for display;
- [0011] Figure 2 shows a flow chart illustrating decoding by frame type;
- [0012] Figure 3 shows a sliced layer view of trimming during decoding of a B frame;
- [0013] Figure 4 shows a block diagram of one embodiment of a video decoder showing control flow;
- [0014] Figure 5 shows the embodiment of the symbol decoder from Figure 4;
- [0015] Figure 6 shows the embodiment of the scaling unit of Figure 4 in conjunction with the local memory of Figure 4;
- [0016] Figure 7 shows scaling ratio combinations from different picture sizes to corresponding picture sizes;
- [0017] Figure 8 shows memory storage for scaling with and without trimming during decoding;
- [0018] Figure 9 shows memory storage for scaling with and without trimming during decoding for a wider aspect in horizontal;
- [0019] Figure 10 shows several display aspect ratios for different video formats and corresponding pixel aspect ratios;

[0020] Figure 11 shows a flow diagram for one embodiment of a process of trimming during decoding of a video stream;

[0021] Figure 12 shows a block diagram for one embodiment of a computer system; and

[0022] Figure 13 shows a graph illustrating the difference in complexity between normal decoding and trimming during decoding.

## **DETAILED DESCRIPTION**

[0023] A video decoder and a method for using the same are disclosed. Reference will now be made in detail to the embodiments of the invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with numerous embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the claims.

[0024] Figure 1 shows a block diagram of one embodiment of a system for decoding and converting a video stream for display. Video stream 105 is input into a demultiplexer 110. The demultiplexer 110 extracts out information in a transport or program layer of the video stream 105. The information extracted out by the demultiplexer includes payload type along with system timing information. System timing information includes PCR, DTS, and PTS. The demultiplexer 110 parses the payload data and provides a video elementary stream 115 output to a video decoder 120. The video decoder 120 receives the video elementary stream 115, decodes it, and outputs a decoded video signal 125. The decoded video signal is in a form of

Application

CCIR656 standard. This video signal 125 is received by a digital to analog converter 130. The digital to analog converter 130 converts the video signal 125 to an analog RGB signal or composite analog video through composite encoder. This analog RGB signal goes to a monitor 140 to be displayed.

[0025] In one embodiment, an audio signal may go to an audio converter. The audio converter would then take audio elementary stream and decode it. The output from the audio converter would be a decoded audio signal in a form of PCM audio.

The audio signal would then be received by a digital to analog converter 130 to be an analog audio signal played on an audio device.

[0026] Figure 2 shows a flow chart illustrating decoding by frame type. In Figure 2, a stream layer 110 is shown. The stream layer 110 for a video elementary stream includes I, P, B pictures. An I picture 112 is an intraframe or field which includes complete image data in compressed form. A P picture 114 is an interframe or field which has differential information to the previous I or P picture. A B picture 116 is also an interframe or field which has bi-directional predictive differential information to the previous and successive I and P pictures. Because I and P pictures 112 and 114 are referred as anchor frames to B pictures 116, I and P pictures 112 and 114 are encoded before the associated B picture 116 in the stream 110 as shown in Figure 2.

[0027] Accordingly, this stream structure allows the decoder to trim the picture only on B pictures 116 and not on I or P pictures 112 and 114. Because I and P pictures 112 and 114 are referred by successive P and B pictures 114 and 116, no correct decoding is guaranteed if a decoder trims the I and P pictures 112 and 114.

Accordingly, only B pictures 116 can be decoded partially as shown in **Figure 2** at the decoding layer 120.

[0028] As shown in Figure 2, decoding of a B picture 116 is done partially, and the partially decoded frame data is stored in frame memory. Normal decoding of I and P pictures 112 and 114 is also, done, executed and stored in memory. Then, all the I, P, and B pictures 112, 114, and 116 proceed to scaling 130 and are put on a display 140.

[0029] In one example, using a scaling of 1920 x 1080, the stream has compressed data for 1,080i full resolution. The video decoder decodes each complete frame for I and P pictures 112 and 114 and stores each frame whose size is 1920 x 1080. For B pictures 116, the video decoder decodes only 1440 pixels in horizontal and 1080 lines in vertical.

[0030] In the next step, only 1440 pixels in horizontal are read for scaling in I and P pictures 112 and 114, while all the data in B pictures 116 are read for scaling. This allows for the same picture quality among I, P, and B pictures 112, 114 and 116, since the same filters apply to the same scaling ratio. The ordering of display is dependent on the I, P, B, 112, 114, and 116 picture coding type configuration. Picture ordering in stream is different from picture ordering for display. As shown in **Figure** 2, the display ordering as specified as number in scaling output assuming scaling is executed on the fly to display.

[0031] Figure 3 shows a sliced layer view of trimming during decoding of a B frame or picture. In a video elementary stream, picture data with decoding instruction parameter is embedded at a picture layer. Picture layer includes multiple sliced layer data which is shown in Figure 3. Sliced layer includes at least one natural block

(MB) data 305 as shown in **Figure 3**. Each slice layer 330 starts with a slice\_start\_code which is a unique word in the stream. The slice\_start\_code value specifies a vertical position in a frame. For example, if there are N number of slices 330 horizontally at the same vertical position, the slice\_start\_code values in the slices 330 are the same.

[0032] To achieve such trimming in the decoder, the decoder is instructed first to get a left most position 340 and right most position 350 of trimming by system controller. Those positioning parameter are in pixel accurate. In one embodiment, the positions 340 and 350 can be decided automatically by calculating in the above mentioned way and trimming from a center offset.

system controller, the trimming position can follow the vector position. Starting from the first slice header (Slice 0) 310 in each vertical slice 330, the decoder skips stream by counting the number of macro blocks 305 until the position meets or exceeds the left most position 340 of trimming. Here, the skipping to the left most position 340 means that the decoder only decodes MB header, but it does not decode DCT coefficients. When it comes to the left most position 340, decoder activates the decoding process until the position comes to or exceeds the right most position 350 of the trimming by counting the decoded macro blocks 305. When it comes to the right most position 350, decoder skips stream until it finds the next vertical slice header which has an incremental vertical value, in this case, slice 1 320. The partial decoding continues to occur until the entire picture has been trimmed. In the case shown in Figure 3, there are two areas for skip MB decoding 360 and 370. In alternative embodiments, the trimming may also be done by trimming horizontally rather than

vertically so that the area for skip MB decoding may be at the top and bottom of a picture rather than on the sides which is shown in Figure 3.

[0034] Figure 4 shows a block diagram of one embodiment of a video decoder 400 indicating control flow. In one embodiment, within the video decoder 400, there are several components including a variable length decoder unit 410, a picture layer decoding unit 490, a reconstruction unit, a scaling unit 420, and a formatter 480. In one embodiment, the reconstruction unit may be an inverse discrete cosine transform/ inverse quantizer/ motion compensation (IDCT/IQ/MC) unit 450 as shown in Figure 4.

[0035] Video decoder 400 receives an elementary stream from a demultiplexer 402 through an input memory 404. The input memory buffer occupancy is managed not to overflow nor underflow by the MPEG2 video encoder to satisfy the Video Buffering Verifier (VBV) control. Symbols in the stream are first decoded at the symbol decoder 420 in variable length decoding unit 410. At the symbol decoder 420, there is a symbol decoding table to decompose a variable length coded symbol and pass it to both a picture layer syntax parser 430 and a MB layer syntax parser 440.

[0036] At the picture layer syntax parser 430, any information higher than the macro block (MB) layer is examined in the semantics check and information such as picture\_coding\_type, picture horizontal and vertical size, and Pan&Scan Vector (which are necessary for constructing a picture) is passed to picture layer decoding unit 490. At the MB layer syntax parser 440, any information at the MB layer or below is checked for semantics, and information such as IDCT coefficients, motion vector and all other MB header information is sent to the IDCT/IQ/MC unit 450. The

Application

MB layer syntax parser also supplies the current MB position information to IDCT/IQ/MC unit.

[0037] When the MB layer syntax parser 440 finds information of MB address increment, it passes the information to skip judge 414. In one embodiment, the skip judge 414 resets an MB counter 412 at the beginning of each vertical slice to start counting the number of MBs horizontally.

When the left most position and right most position from picture layer decoding unit 490 are not the same value as picture size, skip judge 414 determines when to skip decoding by referring to the MB counter value. Until the MB counter value (translated to MB counter value x 16) exceeds the left most position, skip judge 414 gives an instruction to skip decoding (skip\_decoding) to the symbol decoder 420. When the MB counter value exceeds the left most position, skip judge 414 instructs the symbol decoder 420 to stop skipping and start decoding. While the decoding is executed, the IDCT/IQ/MC unit 450 does an inverse DCT (IDCT) and adds the output of IDCT with data in a spatially shifted location in an anchor frame as instructed by the motion vectors. Then the IDCT/IQ/MC unit 450 stores the decoded frame to frame memory 460. Decoding in the IDCT/IQ/MC unit 450 proceeds by referring to the left most position and right most position provided by the picture layer decoder unit 490.

[0039] When the MB counter value exceeds right most position, skip judge 414 gives an instruction to stop decoding of current vertical slice and skip decoding till the next vertical slice header code is found. In one embodiment, there is multiplexed information of MB address increment in the stream, and that condition is also taken into account by the skip judge 414. This information is to be replaced with the previous MB data in an MB register 416, and the MB counter 412 proceeds its

counting one by one. The MB register 416 is updated once per MB period if the corresponding stream is not the MB address increment.

[0040] As seen in Figure 4, the picture layer decoding unit 490 receives certain information from a system controller such as display size, and frame offset position information which is similar to the Pan&Scan Vector as a user requested display. Accordingly, where the picture\_coding\_type is B, the picture layer decoding unit 490 generates an instruction to the skip judge 414 in variable length decoding unit 410 to eliminate a portion of the picture by skipping decoding with left most position and right most position information together with picture size information. The picture layer decoding unit 490 also provides information including a scaling ratio in both vertical and horizontal to the scaling unit 420.

[0041] The scaling unit 420 includes a vertical linear filter and a horizontal linear filter. Associated data to be scaled is always stored in a local memory 465 from the frame memory 460. An advantage of the local memory 465 is to increase frame memory 460 bandwidth efficiency by temporally storing the data in the local memory 465, especially in the vertical filtering. The scaling unit 420 receives the scaling ratio in horizontal and vertical from the picture layer decoding unit 490. After the scaling unit 420 sets up an appropriate filter coefficient set in its filtering logic, the scaling unit 420 does the vertical and horizontal filtering to generate a target frame size.

[0042] As seen in Figure 4, output of the scaling unit then goes to a formatter 480. In one embodiment, the formatter 480 is a 656 formatter. At the formatter 480, raw digital data is configured in a 656 format and transmitted to a Digital-to-Analog converter 485.

[0043] Figure 5 shows the embodiment of the symbol decoder 420 from
Figure 4. The symbol decoder 420 includes a bit shifter 510, a symbol register 520,
and symbol tables. According to the instruction provided by the skip judge during the
period for skipping the left portion of picture, the symbol table is switched to Symbol
Table for Skipping. According to the instruction provided by the skip judge 414
during the period for decoding of the picture, the symbol table is switched to Symbol
Table for Decoding.

The output from the Symbol Table for Decoding includes a length of each symbol and a value. The value is transferred to the picture layer syntax parser 430 and the MB layer parser 440 simultaneously as is mentioned earlier. The length is provided to the bit shifter 510 as a feedback to shift the incoming data for the next table look-up.

different symbol and length from Symbol Table for decoding. Here, some symbols which are distinctively registered in the Symbol Table for Decoding are combined together to one concatenated symbol for quick advancing of the stream for skipping. The length for the concatenated symbol has the sum of the length of the associated symbols. The length from the Symbol Table for decoding and the length from the Symbol Table for Skipping are switched synchronously with switching the tables. In skipping mode, some symbols, such as the motion vector, quantization code and intra DC values, are decoded because they may be used to predict these values in the future MBs.

[0045] Figure 6 shows the embodiment of the scaling unit 470 of Figure 4 in conjunction with the local memory 465 of Figure 4. In one embodiment, and as seen in Figure 6, the scaling unit 470 includes a one-dimensional vertical linear filter and a

one-dimensional horizontal linear filter, or a two-dimensional vertical-horizontal filter with a certain number of filtering coefficient sets. **Figure 6** shows an example of a P-tap vertical and a Q-tap horizontal filter configuration in which internal registers link together in the scaling unit 470. Line delay (LD) includes data in a different vertical line position but in the same horizontal location when the local memory 465 is read. Pixel delay (PD) includes data in the same vertical line but different horizontal location when the local memory 465 is read. Filter coefficient sets (CF) are allocated in registers in the scaling unit 470 to execute inner product operation for such P-tap vertical and Q-tap horizontal filtering. As a result, one unique pixel value is generated for display 495.

Local memory 465 contributes to improve the bandwidth between the processor and the external memory by storing data in multiple of lines. But only limited capacity is allowed in the local memory 465. On the other hand, picture quality is usually more sensitive in vertical filtering than in horizontal filtering because consumer display monitors display a picture in an interlaced format.

Accordingly, storing small amounts of data in horizontal contributes to extending the number of lines in vertical in the local memory 465. This, in turn, leads to improved picture quality.

[0047] Case A in Figure 6 is the output of both trimmed decoding and complete decoding plus reading partially in horizontal (Hsize A). Unlike Case B, which is the complete frame decoding output plus reading the whole picture with horizontal size of Hsize B, Case A thereby allows more number of lines to be stored in the local memory 465, as shown in the following equation:

P x Hsize A < MH x MV < P x Hsize B, where

P is the number of lines in memory, MH is local memory size for horizontal, MV is local memory size for vertical.

[0048] Figure 7 shows scaling ratio combinations from different picture sizes to corresponding display picture sizes. An input stream picture size includes an input horizontal size (IH), an input vertical size (IV), and a decoding horizontal size (DH). A scaling ratio both in horizontal, Hratio, and vertical, Vratio, determines a display picture size. The display picture size includes an output vertical size (OV) and a full vertical size (FV). Various scaling ratio combinations including values for the abovementioned parameters are shown in a table in Figure 7.

[0049] Figure 8 shows memory storage for scaling with and without trimming during decoding. In Figure 8, Case 1-A shows memory storage for a video decoder that decodes a complete frame and stores that decoded frame in memory. When the scaling is applied to the decoded frames, the simplest scaling ratio for both vertical and horizontal direction is always desired. For example, in the case of conversion from 1080i to 480i while maintaining vertical full resolution, the scaling ratio is 9:4 in vertical. If the pixel aspect ratio is taken into account at the converted frame, 4/9 x 9/8 makes a 2:1 ratio in horizontal. This means that 1440 pixels (720 x 2), out of 1920 in horizontal, takes place in the scaling.

[0050] As discussed previously with regard to the previous figures, there is an option to apply the scaling within the video decoding process. In Figure 8, Case 1-B shows memory storage for a video decoder that applies down decoding (down converting) in the horizontal direction and stores the decoded frame in the memory with horizontally in half resolution. This means that the horizontal size in the decoded frame is 960 pixels (1920 / 2). Here, the scaling after the video decoding is 9:4 in

vertical and 720 pixels out of 960 in horizontal with no scaling in horizontal (but reading from the frame memory) in order to maintain the correct pixel aspect ratio in the scaled frame.

[0051] In both 1-A and 1-B cases, reading the pixel data is applied partially to the stored frame in memory resulting in a trimmed effect horizontally upon displaying the picture. Case 1-B saves frame memory size and also the local memory size for scaling while the display picture quality is comparative. If it makes use of the remained space in the local memory by filling the extra data for scaling, resulting picture quality after scaling can be improved.

[0052] If reading frame is applied partially, only the portion of the frame to be scaled can be stored. Video decoder handles this trimming during the decoding of picture. The trimming is applied by partially skipping the picture decoding.

[0053] Figure 9 shows memory storage for scaling with and without trimming during decoding for a wider aspect in horizontal. In these cases, the system can include more local memory space for the scaling. Figure 9 shows the scaling ratio in vertical and horizontal for a wider aspect in horizontal by reducing the horizontally trimmed portion.

[0054] The trimmed out portion in Figure 9 is 320 pixels (1920 - 1600) in horizontal while the timed out portion in Figure 8 is 480 pixels (1920 - 1440) in horizontal. The side effect of this approach occurs in vertical frame appearance. Since the cases in Figure 9 apply vertical scaling to the decoded frame, the scaled frame size is 720 pixels in horizontal (which is a full scale) but only 432 (1080 x 2/5) vertical lines in a frame. The remaining lines are filled with border color, which looks like a so called letter-boxed format. However, wide spread consumer TV monitors

generally underscan the active video area of 480 lines, so displaying 432 lines out of 480 lines could not be visible to the audience. Instead, the picture aspect gets wider than the trimmed frame format if the scaling local memory size is big enough to handle slightly long filter taps to do 20:9 (or 10:9) in horizontal and 5:2 in vertical.

[0055] Figure 10 shows several display aspect ratios for different video formats and corresponding pixel aspect ratios. As seen in Figure 10, there are various different aspect ratio in different video formats. For example, a 1920 x 1080 video (1080i) with a 16:9 display aspect ratio has a pixel aspect ratio of 1:1. A 1280 x 720 video (720p) with a 16:9 display aspect ratio has a pixel aspect ratio of 1:1. For a 720 x 480 video (480i) with a 4:3 display aspect ratio, the pixel aspect ratio is 8:9. When the frame size conversion of 1080i to 480i with scaling takes place, the conversion should maintain the pixel aspect ratio by choosing the appropriate portion of the source frame for the scaling.

[0056] Figure 11 shows a flow diagram for one embodiment of a process 1100 of trimming during decoding of a video stream. At processing block 1105, the video stream and picture information are received. At processing block 1110, picture size information including a left end, a left most position, a right most position, and a right end are determined. At processing bocks 1115 and 1120, at a first vertical slice, decoding is skipped until a left most position is reached.

[0057] At processing block 1125, it is determined if a left most position has been reached. If no, the process 1100 moves back to processing block 1120 and decoding is skipped until the left most position is reached. If yes, the process 1100 moves to processing block 1125, and decoding occurs from the left most position until a right most position is reached.

[0058] At processing block 1135, it is determined if a right most position has been reached. If no, the process 1100 moves back to processing block 1130, and decoding is skipped until the right most position is reached. If yes, the process 1100 moves to processing block 1140. At processing blocks 1140 and 1145, when the right most position is reached, decoding is skipped from the right most position until a right end of the vertical slice is reached.

[0059] At processing block 1150, it is determined if the right end has been reached. If no, the process 1100 moves back to processing block 1145 and decoding is skipped until the right end is reached. If yes, the process 1100 moves to processing block 1155. At processing block 1155, a next vertical slice header code is found and each vertical slice is trimmed until all vertical slices have been trimmed.

[0060] It will be appreciated that that more or fewer processes may be incorporated into the method(s) illustrated in Figure 11 without departing from the scope of the invention and that no particular order is implied by the arrangement of blocks shown and described herein. It further will be appreciated that the method(s) described in conjunction with Figure 11 may be embodied in machine-executable instructions, e.g. software. The instructions can be used to cause a general-purpose or special-purpose processor that is programmed with the instructions to perform the operations described. Alternatively, the operations might be performed by specific hardware components that contain hardwired logic for performing the operations, or by any combination of programmed computer components and custom hardware components. The methods may be provided as a computer program product that may include a machine-readable medium having stored thereon instructions which may be used to program a computer (or other electronic devices) to perform the methods. For

the purposes of this specification, the terms "machine-readable medium" shall be taken to include any medium that is capable of storing or encoding a sequence of instructions for execution by the machine and that cause the machine to perform any one of the methodologies of the present invention. The term "machine-readable medium" shall accordingly be taken to included, but not be limited to, solid-state memories, optical and magnetic disks, and carrier wave signals. Furthermore, it is common in the art to speak of software, in one form or another (e.g., program, procedure, process, application, module, logic...), as taking an action or causing a result. Such expressions are merely a shorthand way of saying that execution of the software by a computer causes the processor of the computer to perform an action or a produce a result.

decoder is illustrated in Figure 12. The computer system 1240, includes a processor 1250, memory 1255 and input/output capability 1260 coupled to a system bus 1265. The memory 1255 is configured to store instructions which, when executed by the processor 1250, perform the methods described herein. The memory 1255 may also store the input and currently edited video content. Input/output 1260 provides for the delivery and display of the video content or portions or representations thereof. Input/output 1260 also encompasses various types of computer-readable media, including any type of storage device that is accessible by the processor 1250. One of skill in the art will immediately recognize that the term "computer-readable medium/media" further encompasses a carrier wave that encodes a data signal. It will also be appreciated that the server 1201 is controlled by operating system software executing in memory 1255. Input/output and related media 1260 store the computer-

ia - minal Marana 1 (1918) (1967) (1-33) (14 **4) k**ala ataung

executable instructions for the operating system and methods of the present invention as well as the video content.

[0062] The description of Figure 12 is intended to provide an overview of computer hardware and other operating components suitable for implementing the invention, but is not intended to limit the applicable environments. It will be appreciated that the computer system 1240 is one example of many possible computer systems which have different architectures. A typical computer system will usually include at least a processor, memory, and a bus coupling the memory to the processor. One of skill in the art will immediately appreciate that the invention can be practiced with other computer system configurations, including multiprocessor systems, minicomputers, mainframe computers, and the like. The invention can also be practiced in distributed computing environments where tasks are performed by remote processing devices that are linked through a communications network.

There are several advantages of the present invention. Some of these advantages include: (1) picture display quality through the scaling to different pixel aspect ratio is improved through the reduction of horizontal picture size; (2) cost effectiveness is increased by yielding relatively slow processor speed; (3) cost effectiveness is increased by reducing the size of on-chip local memory for scaling; and (4) cost effectiveness is increased by requiring needing less amount of frame memory.

[0064] Figure 13 shows a graph illustrating the difference in complexity between normal decoding (full stream decoding) 1305 and trimming during decoding (with Skip MB decoding) 1310. Particularly, trimming during decoding can yield the typical case performance by skipping the number of macro block data on B picture.

Application

This includes the most complicated prediction, thereby resulting in the most time consuming performance to apply with a software decoder. Accordingly, not even an excellent performance processor may be utilized for real time decoding by using this technology, and this results in reducing the cost of the system.

[0065] A video decoder and a method for using the same have been described.

Although the present invention has been described with reference to specific embodiments, the specification and drawings are to be regarded as illustrative rather than restrictive.

a al susceptional list